

PIC18F26/46/56Q71 Silicon Errata and Data Sheet Clarifications

PIC18F26/46/56Q71



Introduction

The PIC18F26/46/56Q71 devices that you have received conform functionally to the current device data sheet (DS40002329F), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in the table below.

The errata described in this document will be addressed in future revisions of the PIC18F26/46/56Q71 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current.

Table 1. Silicon Device Identification

Part Number	Device ID	Revision ID		
		A2	A3	A4
PIC18F26Q71	0x76E0	0xA002	0xA003	0xA004
PIC18F46Q71	0x7720	0xA002	0xA003	0xA004
PIC18F56Q71	0x7760	0xA002	0xA003	0xA004



Important: Refer to the **Device/Revision ID** section in the current “**PIC18-Q71 Family Programming Specification**” (DS40002306) for more detailed information on Device Identification and Revision IDs for your specific device.

Table 2. Silicon Issue Summary

Module	Feature	Item No.	Issue Summary	Affected Revisions		
				A2	A3	A4
Universal Timer Module	Level-Triggered ERS Start/Reset condition	1.1.1	Dead zone exists in level-triggered Start/Reset condition when ERS signal is generated due to an SFR access	X	X	X
	Clear Command	1.1.2	Clear command may not work properly	X		
	Interrupts	1.1.3	Interrupts do not work after leaving Debug mode	X	X	X
In-Circuit Serial Programming™	Low-Voltage Programming	1.2.1	Low-Voltage Programming is not possible when V _{DD} is below BORV while BOR is enabled	X	X	X
Electrical Specifications	Maximum Input Leakage Current	1.3.1	Increased maximum Input Leakage Current specification on 8-bit Digital-to-Analog Converter (DAC) V _{REF} pins	X		
Universal Asynchronous Receiver Transmitter	UART	1.4.1	UART TXDE signal may go low before the Stop bit has been entirely transmitted	X	X	X
PIC18 Core	FSR Shadow Registers	1.5.1	FSR Shadow Registers are not writable	X	X	X
I ² C	Host Data Request (MDR) Bit	1.6.1	MDR bit is not cleared after Bus Time-Out	X	X	X
	Bus Time-Out	1.6.2	Bus Time-Out not detected properly when External Host Clock stretches	X	X	X
	Clock Stretch Disable	1.6.3	Clock Stretch Disable not working properly	X	X	X
	Bus Time-Out	1.6.4	Bus Time-Out causes false Start/Stop	X	X	X
	Multi-Host Mode	1.6.5	Multi-Host Mode will cause Bus failures	X	X	X
	Bus Time-Out	1.6.6	CSTR bit is not cleared after Bus Time-Out	X	X	X
	Bus Collision	1.6.7	Bus Collision followed by a Stop condition during a transaction by an external Host device may hang the bus	X	X	X
	Bus Free Time	1.6.8	I ² C - the Bus Free Divider Ratio BFREDR = 1 value is not functional	X	X	X
	Multi-Host Arbitration	1.6.9	I ² C module may hang the bus during Multi-Host Arbitration	X	X	X
CMP - Comparator	CMP	1.7.1	Comparator module will not function in ULP mode	X	X	X
Timer1	Timer1 Gate Source	1.8.1	Changing the Timer1 Gate Source may cause unexpected interrupts	X	X	X
Note: Only those issues indicated in the last column apply to the current silicon revision.						

1. Silicon Errata Issues

NOTICE

This document summarizes all silicon errata issues from all revisions of silicon, previous and current. Only the issues indicated by the bold font in the following tables apply to the current silicon revision.

1.1 Module: Universal Timer (UTMR) Module

1.1.1 Dead Zone Exists in Level-Triggered Start/Reset Condition When an ERS Signal Is Generated Due to an SFR Access

When a level-triggered Start/Reset condition ($START = \text{'b}11$ or $RESET = \text{'b}01$) is triggered by an ERS signal generated by an SFR access such as `TUxyPRL_Write` or `TUxyTMRL_Read` or `TUxyCRL_Read` ($TUxyERS = 0x3E$ or $0x3F$), there exists a dead zone in which subsequent SFR accesses will be missed. This dead zone is the period between the ZIF flag being set and the timer starting to count again. This can be monitored by checking either the RUN status bit or the level output of the timer.

Work around

The user must wait for the timer to start counting before accessing the period, counter and capture registers again.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.1.2 Clear Command May Not Work Properly in Asynchronous Mode

When operating in asynchronous mode ($CSYNC = 0$), setting the Clear Command bit ($CLR = 1$) may not clear the Timer Counter register value.

Work around

Use the Universal Timer module in synchronous mode ($CSYNC = 1$) when Clear Command bit (CLR) is being used.

Affected Silicon Revisions

A2	A3	A4
X		

1.1.3 Interrupts Do Not Work When Leaving Debug Mode

The Universal Timer interrupts do not work after the user exits a debug session.

Work around

Toggle the PMD bit for the corresponding instance of UTMR at the beginning of `main()` before initializing the module.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.2 Module: Low-Voltage In-Circuit Serial Programming™ (LVP)

1.2.1 Low-Voltage Programming Not Possible

Low-Voltage Programming is not possible when V_{DD} is below the selected BORV voltage level while BOR is enabled.

Work around

Method 1:

Disable BOR to use Low-Voltage Programming.

Method 2:

Raise V_{DD} above the selected BORV level while using Low-Voltage Programming.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.3 Module: Electrical Specifications

1.3.1 Increased Maximum Input Leakage Current Specification on 8-bit Digital-to-Analog Converter (DAC) V_{REF-} Pins

The 8-bit DAC V_{REF-} pins on this device have a higher sensitivity to ESD than other I/O pins. An ESD event may result in higher Leakage Current than specified (Parameter D340 in the device datasheet). This increased maximum Input Leakage Current is only applicable to the 8-bit DAC V_{REF-} pins. It is recommended that the increased ESD sensitivity on these pins be taken into consideration during design.

The table below shows the updated Input Leakage Current electrical specification on these pins:

Table 1-1. IO PORTS

Standard Operating Conditions (unless otherwise stated)							
Param. No.	Sym.	Device Characteristics	Min.	Typ.†	Max.	Units	Conditions
Input Leakage Current ⁽¹⁾							
D340	I _{IL}	I/O PORTS	—	±5	±125	nA	V _{SS} ≤ V _{PIN} ≤ V _{DD} , Pin at high-impedance, 85°C
		I/O PORTS (for 8-bit DAC V _{REF-} pins)	—	± 5	± 2000	nA	V _{SS} ≤ V _{PIN} ≤ V _{DD} , Pin at high-impedance, 85°C
D341		I/O PORTS	—	±5	±1000	nA	V _{SS} ≤ V _{PIN} ≤ V _{DD} , Pin at high-impedance, 125°C
		I/O PORTS (for 8-bit DAC V _{REF-} pins)	—	± 5	± 2000	nA	V _{SS} ≤ V _{PIN} ≤ V _{DD} , Pin at high- impedance, 125°C
D342		MCLR ⁽²⁾	—	±50	±200	nA	V _{SS} ≤ V _{PIN} ≤ V _{DD} , Pin at high-impedance, 85°C
† Data in “Typ” column is at 3.0V, 25°C unless otherwise stated. These parameters are for design guidance only and are not tested.							
Notes:							
1. Negative current is defined as current sourced by the pin.							
2. The leakage current on the MCLR pin is strongly dependent on the applied voltage level. The specified levels represent normal operating conditions. Higher leakage current may be measured at different input voltages.							

Work around

None.

Affected Silicon Revisions

A2	A3	A4
X		

1.4 Module: Universal Asynchronous Receiver Transmitter (UART)


1.4.1 UART TXDE Signal May Go Low before the STOP Bit Has Been Entirely Transmitted

The UART Transmit Drive Enable (TXDE) signal could potentially transition into a low state before the UART STOP bit has been entirely transmitted due to the effects of parasitic capacitance on the TX line. In some applications, this could result in communication being prematurely terminated due to the TXDE bit going low before the STOP bit has had enough time to settle.

Work around

To ensure that the STOP bit settles into its final logic state before the TXDE signal transitions low, a biasing circuit can be implemented. A biasing circuit allows the TX line to either be driven high or low, rather than being left in a floating tri-state mode where prolonged rise or fall times could lead to communication being disrupted. This bias circuit should only be implemented on one end of the serial bus, and a termination resistor should be used on the other end. The figure below shows an example of a bias circuit that can be used to achieve this.

Please note that the resistor values used in this circuit are recommendations and that the actual resistor values required may vary based on the application.



Affected Silicon Revisions

A2	A3	A4
X	X	X

1.5 Module: PIC18 Core

1.5.1 FSR Shadow Registers Are Not Writable

Writing to the FSR Shadow Registers does not result in accurate values being stored in the registers. Consequently, reading the FSR Shadow Registers after they have been written will return inaccurate data.

Work around

Writes to the FSR shadow registers can be performed safely using the following steps:

1. Save regular FSR2 value into RAM.
2. Write the regular FSR2 with the targeted value minus the computed offset ($IR[6:0] + 1$, see below).

- Write the shadow FSRxL (data doesn't matter); this will clock the shadow FSR with the FSR computed offset value.
- Decrement FSR2 value by 1 since FSRxH increments the address by 1 (IR[6:0]).
- Write FSRxH.
- Restore the regular FSR2 from the stored RAM value.

The FSR shadow should have the value desired and the regular FSR should have the original value.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6 Module: Inter-Integrated Circuit (I²C)

1.6.1 MDR Bit Is Not Cleared after Bus Time-Out

In the Host mode of the I²C module, when a bus time-out occurs during clock stretching and TOREC = 1, the MDR bit will not be cleared and a Stop will not be transmitted on the bus.

Work around

Force a Stop on the bus by setting the P bit upon bus time-out in Host mode. Forcing a Stop on the bus clears the MDR bit.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6.2 Bus Time-Out Not Detected Properly When External Host Clock Stretches

When the module is operating in Client mode and an external Host device is clock stretching after the 8th SCL clock and a bus time-out occurs, the bus time-out is not detected properly. When the external Host times out before the Client and releases SCL to generate a Stop condition, the module continues to stretch SDA as if to generate an ACK and hangs the bus, and a Stop is never seen on the bus.

Work around

Reset the module by toggling the EN bit.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6.3 Clock Stretch Disable Not Working Properly

When the CSD bit is set between a Start condition and the 8th falling SCL edge, the I²C module enters a state where the module clock stretches indefinitely after the next Start until a bus time-out occurs.

Work around

Force a reset of the module by toggling the EN bit.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6.4 Bus Time-Out Causes False Start/Stop

When the module is operating in Client mode and an external Host device is clock stretching and a bus time-out occurs in the Client, the Client releases SDA and goes into the idle state. After the external Host generates a Stop condition on the bus by releasing SCL, the module can erroneously drive a low pulse on the SDA line, which acts as a false Start and Stop on the bus.

Work around

None.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6.5 Operating in Multi-Host Mode Will Cause Bus Failures

If operating in Multi-Host mode and a second host drives SDA low at the same time the Start bit is generated, the module will fail to go into Host mode but will continue to send an address and data as if it won arbitration. I2CCNT fails to decrement, and the module will remain in this state until a bus time-out occurs or the device is reset.

Work around

None.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6.6 CSTR Bit Is Not Cleared after Bus Time-Out

When the module is operating in Client mode and TOREC = 1, and a bus time-out occurs during clock stretching, the CSTR bit will not be cleared, and the module continues to clock stretch and hang the bus.

Work around

Reset the I²C module by toggling the EN bit.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6.7 Bus Collision Followed by a Stop Condition during a Transaction by an External Host Device May Hang the Bus

In a Multi-Host environment, when another Host device on the bus causes a collision (BCLIF bit) and forces a Stop during a transaction, the I²C module may not respond appropriately and hang the bus.

Work around

When a Bus Collision (BCLIF) is detected along with a Stop condition (PCIF), reset the I²C module by toggling the EN bit.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6.8 The Bus Free Divider Ratio BFREDR = 1 Value Is Not Functional

Setting the Bus Free Divider Ratio bit (BFREDR = 1) has no effect on the Bus Free Time Divider ratio.

Work around

Maintain BFREDR = 0 at all times.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.6.9 I²C Module May Hang the Bus During Multi-Host Arbitration

The I²C module may hang the bus in a Multi-Host environment when another Host device initiates a transaction on the bus by issuing the Start condition before the I²C module pulls down the SDA line, and the most significant bit of the address header starts with a '0' in FME=0 or FME=1 mode.

Work around

When using FME=0 or FME=1 modes, the user can choose to assign addresses such that the most significant bit of the address header starts with a '1'. Alternatively, the user can select the FME=2 mode of operation.

Affected Silicon Revisions

A2	A3	A4
X	X	X

1.7 Module: Comparator (CMP)**1.7.1 Comparator Module Will Not Function in ULP Mode**

When operating in Ultra-Low Power (ULP) mode (VREGPM = 1x), the Comparator module will not function, even after enabling the peripheral.

Work around

Enable the Temperature Indicator module by setting the TSEN bit of the FVRCON register prior to enabling the Comparator module.

Affected Silicon Revisions

A2	A3	A4
X	X	

1.8 Module: Timer1**1.8.1 Changing the Timer1 Gate Source May Cause Unexpected Interrupts**

When a new value is written into the Timer1 Gate Source Select (GSS) bits of the TxGATE register, the TMRxGIF interrupt flag may be set unexpectedly, and if the TMRxGIE bit is set, an unexpected interrupt will occur.

Work around

User software must clear the TMRxGIF bit immediately after writing the new value to the GSS bits.

Affected Silicon Revisions

A2	A3	A4
X	X	X

2. Data Sheet Clarifications

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS40002329F):

Note:

Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

2.1 None

There are no known data sheet clarifications as of this publication date.

3. Appendix A: Revision History

Doc Rev.	Date	Comments
C	10/2024	Added Silicon Revision A4. Added silicon errata 1.1.3, 1.6.7-1.6.9, 1.7.1, and 1.8.1.
B	08/2023	Added Silicon Revision A3. Added silicon errata 1.1.2, 1.6.1-1.6.6.
A	11/2022	Initial document release. Includes silicon issues 1.1.1 (Universal Timer Module), 1.2.1 (ICSP), 1.3.1 (Electrical Specification), 1.4.1 (UART) and 1.5.1 (PIC18 CPU).

Microchip Information

The Microchip Website

Microchip provides online support via our website at www.microchip.com/. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to www.microchip.com/pcn and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: www.microchip.com/support

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip products:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner, within operating specifications, and under normal conditions.
- Microchip values and aggressively protects its intellectual property rights. Attempts to breach the code protection features of Microchip product is strictly prohibited and may violate the Digital Millennium Copyright Act.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. Microchip is committed to continuously improving the code protection features of our products.

Legal Notice

This publication and the information herein may be used only with Microchip products, including to design, test, and integrate Microchip products with your application. Use of this information in any other manner violates these terms. Information regarding device applications is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure

that your application meets with your specifications. Contact your local Microchip sales office for additional support or, obtain additional support at www.microchip.com/en-us/support/design-help/client-support-services.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE, OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDIRECT, SPECIAL, PUNITIVE, INCIDENTAL, OR CONSEQUENTIAL LOSS, DAMAGE, COST, OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION.

Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, CryptoMemory, CryptoRF, dsPIC, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, ClockWorks, The Embedded Control Solutions Company, EtherSynch, Flashtec, Hyper Speed Control, HyperLight Load, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, TimeCesium, TimeHub, TimePictra, TimeProvider, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, Clockstudio, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, EyeOpen, GridTime, IdealBridge, IGaT, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, IntelliMOS, Inter-Chip Connectivity, JitterBlocker, Knob-on-Display, MarginLink, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, mSiC, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, Power MOS IV, Power MOS 7, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SmartHLS, SMART-I.S., storClad, SQL, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, Trusted Time, TSHARC, Turing, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2022-2024, Microchip Technology Incorporated and its subsidiaries. All Rights Reserved.

ISBN: 978-1-6683-0426-6

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: www.microchip.com/support Web Address: www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4485-5910 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Hod Hasharon Tel: 972-9-775-5100 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820